(19) World Intellectual Property **Organization**

International Bureau





(43) International Publication Date 29 January 2004 (29.01.2004)

PCT

(10) International Publication Number WO 2004/010605 A1

H04B 7/005, (51) International Patent Classification⁷:

7/185

(21) International Application Number:

PCT/US2003/023070

(22) International Filing Date: 23 July 2003 (23.07.2003)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:

60/398.264 23 July 2002 (23.07.2002) US 10/625,587 22 July 2003 (22.07.2003) US

(71) Applicant (for all designated States except US): QUAL-COMM, INCORPORATED [US/US]; 5775 Morehouse Drive, San Diego, CA 92121 (US).

(72) Inventor; and

(75) Inventor/Applicant (for US only): DICKSON, Scott [US/US]; 3313 Cadencia Street, Carlsbad, CA 92009 (US).

(74) Agents: WADSWORTH, Philip, R. et al.; 5775 Morehouse Drive, San Diego, CA 92121 (US).

(81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.


(84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

with international search report

[Continued on next page]

(54) Title: HISTORY BASED MEASURED POWER CONTROL RESPONSE



(57) Abstract: Frames received on a first link of a channel are grouped or queued for later processing in a batch or batch mode. Power control instructions included with the frames are examined, and a history of predetermined length is kept. Frames to be transmitted on a second link of the channel are also batched for later handling in batch. Power control bits are generated for the frames, based at least in part on the history kept, in a manner that effectuates a slowing of responding to the incoming power control instructions.

WO 2004/010605 A1



 before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

HISTORY BASED MEASURED POWER CONTROL RESPONSE

Related Applications

This application claims the benefit of prior filed provisional application 60/398,264, filed on July 23, 2002.

I. Field of the Invention

The present invention relates to the field of wireless communications. More particularly the present invention relates to method and apparatus for responding to power control instructions received on a reverse link of a channel, in the context of queuing and batch processing received transmission frames.

II. Background of the Invention

Advances in satellite communication and related technology have led to rapid deployment of mobile satellite services (MSS) in recent years. While economic factors have slowed the growth of these systems, tens of thousands of user terminals are currently in use, providing valuable services in areas that otherwise would not have communications services.

Delivery of mobile satellite services, in addition to the user terminals, typically includes the provision of space vehicles, i.e. satellites, and a number of gateways, also referred to as base stations. The satellites serve as "relays" between the gateways and the user terminals.

Power controls are often employed to manage the exchange of signals between a user terminal and a gateway via one or more satellites. In particular, power control instructions, in the form of e.g. power control bits, are often included in or with the transmission frames received on a reverse link of a channel (also referred to as a return link of the channel).

In the context of MSS, a channel corresponds to an assigned frequency. In the context of multi-access, such as in the case of Time Division Multiple Access (TDMA), a channel is divided into multiple time slots, with one or more time slots assigned to each user terminal. The aggregate of these time slots, plus some overhead data bits, corresponds to a transmission frame. Analogously, in the case of Code Division

Multiple Access, a channel is shared among simultaneous users by encoding the transmissions for each user with an orthogonal or nearly orthogonal spreading code.

2

[0007] Increasing the number of users, and the usage by the users, results in increased data traffic, which in turn translates into an increased amount of transmissions from the user terminals and processing to be performed by the gateways. To facilitate handling of the increased amount of processing, some gateways may desire to queue the transmission frames received on the reverse link of a channel and process them in batches.

Power control is important in CDMA systems for optimal capacity, so each transmission frame for user traffic (e.g., voice or data) typically carries a power control instruction (typically a single bit, indicating power up or down one increment) for the transmitter at the other end of the communication link. If the power control instructions are responded to in the same manner in the queued/batched processing context as they are responded to in the real time non-queued/un-batched processing context, acting upon excessive consecutive identical power control commands might result due to the delay inserted in the power control loop by the queuing. In turn, the excessive consecutive issuance of identical power control commands may lead to the loss of the channel or communication link.

[0009] Thus, an improved approach to responding to power control instructions, when transmission frames are queued or processed in batches, is desired.

SUMMARY OF THE INVENTION

[0010] Briefly, the present invention provides a method and apparatus to slow the response or response rate to power control instructions that are determined or generated by a receiver on a communications link for an opposite or corresponding transmitter, and included with each frame received on a link of a channel. If the receiver determines that the opposite or correspondingly received transmission is too weak, it will include a power-up command recommendation with the received frame and vice versa.

[0011] Under operating conditions, a first plurality of frames received over a link are queued for later processing in batches. To slow the response to power control instructions included with the received frames, the instructions or commands are examined, and a running history of predetermined length is kept. A second plurality of frames to be transmitted on the opposite direction link of the channel are also queued

3

for later handling in batches. Power control instructions are generated for inclusion with the queued frames to be transmitted, based at least in part on the history being kept or maintained, to effectuate the desired slowing of response to the incoming power control instructions.

In accordance with one aspect of the present invention, the power control instructions and responses are in a form of power control bits, and the predetermined length of the history is on the order of 2 bits, for a typical communication system or link. The number m of "zero" value power control bits and the number n of "one" value power control bits generated for inclusion with the frames to be transmitted, are dependent on the bit pattern of the 2-bit history, and whether or not the second plurality of frames contains an even or odd number of frames, and the two values may be equal or differ by say 1.

[0013] The method or apparatus keeping and generating operations may be performed in a gateway of a wireless communication system, or in an emulated gateway and a gateway simulator of a wireless communication test system.

In further aspects, the wireless communication system gateway uses a transceiver to receive a first plurality of frames on a link of a channel, and queues the first frames for processing in batch form, each of the frames including a power control instruction, and outputs the power control instruction included with each of the first plurality of frames. A processing subsystem coupled to the transceiver processes or examines the information in the queued first frames to receive the power control instructions, and to generate a second plurality of frames for a return direction link over the channel, such frames also being queued before being handled by or processed in the transceiver. The processing subsystem: keeps a running history of the examined power control instructions included with the first frames, up to a predetermined length of time, and generates power control commands for the second frames based at least in part on this retained or maintain running history being, in a manner that effectuates slowing of a response or response rate to the power control instructions.

[0015] In further aspects of the gateway, the processing subsystem is designed to generate m "zero" value power control bits and n "one" value power control bits for each batch formed with the second plurality of frames, the number being dependent upon whether or not there are an even or odd number of frames, and information bit values of the control commands..

4

[0016]

In further embodiments, wireless communication apparatus is provided having a gateway emulator configured to emulate receipt of a first plurality or set of frames in one direction on a link of a channel, and grouping or queuing these first frames for processing in batch form, the frames including or accompanied by power control instructions. The gateway emulator provides power control instructions with each of the first set of frames. A gateway simulator coupled to the gateway emulator processes the queued first frames in batch form and receives or detects the value of power control instructions processed by the gateway emulator, and generates a second plurality of frames for a return direction link of the channel, which are also queued before being handled by the gateway emulator in batch form. The gateway simulator keeps a running history, up to a predetermined length, of the power control instructions included with the first set of frames, and generates corresponding power control commands for the second set of frames based at least in part on the maintained running history, in a manner that effectuates a slowing of responses to the power control instructions. The gateway simulator is designed to generate m "zero" value power control bits and n"one" value power control bits, as desired, for each batch formed with a subset of the second frames.

[0017]

In further embodiments, apparatus for realizing the advantages and features of the invention is provided having means for keeping a running history, up to a predetermined length, of power control instructions included with a first plurality of frames received in one direction on a link of a communications channel, which frames grouped before their processing, and means for generating power control commands for a second plurality of frames to be transmitted in an opposing direction over the link on the channel, based at least in part on the maintained running history, in a manner that effectuates a slowing response to the incoming power control instructions, with the second frames also being grouped for subsequent processing in batch form for transmission.

[0018]

The operations of the invention may be realized using a machine readable medium having stored thereon machine executable instructions that when executed implement a method comprising maintaining a running history, up to a predetermined time or length, of power control instructions included with a first plurality of frames received on a link of a channel, the first frames being grouped before their processing; and generating power control commands for a second plurality of frames to be

transmitted on the link for the channel in a reverse direction, based at least in part on the running history being detected and maintained, in a manner that effectuates a slowing of response or response rate to received power control instructions, with the second frames also being grouped for subsequent processing in batch form for transmission.

BRIEF DESCRIPTION OF THE DRAWINGS

- [0019] Examples of the present invention are illustrated by way of example in the accompanying drawings. The drawings do not, however, limit the scope of the present invention. Similar references in the drawings indicate similar elements.
- [0020] FIG. 1 illustrates a method of the present invention, in accordance with one embodiment;
- [0021] FIG. 2 illustrates the history based power control generation of FIG. 1 in further detail, in accordance with one embodiment;
- [0022] FIG. 3 illustrates an example gateway within which the present invention may be practiced, in one embodiment;
- [0023] FIG. 4 illustrates a satellite based wireless communication system, within which the example gateway of FIG. 3 may be used, in one embodiment;
- [0024] FIG. 5 illustrates an example gateway emulator and an example gateway simulator within which the present invention may be practiced, in one embodiment;
- [0025] FIG. 6 illustrates a wireless communication test system, within which the example gateway emulator and simulator of FIG. 5 may be used, in one embodiment;
- [0026] FIG. 7 illustrates one embodiment of a hardware system to implement various embodiments; and
- [0027] FIG. 8 illustrates one embodiment of a machine-readable medium to store executable instructions to implement various embodiments.

DETAILED DESCRIPTION OF EMBODIMENTS

[0028] Various embodiments of the methods and apparatus to slow responding to power control instructions to reduce the likelihood of issuing an excessive number of consecutive power control instructions that might lead to the loss of a channel or communication link in wireless communication for a wireless communication system or device, will now be described.

6

In the description to follow, various aspects of these embodiments will be described. However, it will be apparent to those skilled in the art that the present invention may be practiced with only some, or with all aspects of these embodiments described. For purposes of explanation, specific numbers, materials and configurations are set forth in order to provide a thorough understanding of the present invention. However, it will also be apparent to one skilled in the art that the present invention may be practiced without the specific details. In other instances, well-known features are omitted or simplified in order not to obscure the present invention.

[0030] Reference herein to "one embodiment", "an embodiment", or similar formulations, means that a particular feature, structure, operation, or characteristic described in connection with the embodiment, is included in at least one embodiment of the present invention. Thus, the appearances of such phrases or formulations herein are not necessarily all referring to the same embodiment. Furthermore, various particular features, structures, operations, or characteristics may be combined in any suitable manner in one or more embodiments.

A Generic Embodiment

[0031] Referring now to FIG. 1, wherein a block diagram illustrating a generic embodiment of the invention is shown. This generic embodiment includes, in particular, batching logic 104 and power control command generator/stuffer 118, both incorporated within the teachings of the invention. The embodiment also includes a storage location, element, or device 110. Additionally, the embodiment also includes batch processing logic 108, and frame generator 114. The elements are operationally coupled to each other as shown.

Batching logic 104 is employed to queue or group together or batch received transmission frames 102 on a link of a channel, e.g. the reverse or return link (RL) where signals are transferred from a transmitter in a user terminal to a receiver in a gateway, into frame batches 106, for subsequent processing in batch, e.g., by batch processing logic 108. Additionally, it is employed to output the power control instructions R included with the received transmission frames 102, thus enabling a running history of the included power control instructions, up to a predetermined length or period of time, to be kept or maintained.

WO 2004/010605

7

PCT/US2003/023070

[0033] For an embodiment, storage **110** is employed to store, contain, or hold the running history, up to a predetermined length. As will be described in more detail below, the running history is employed in the generation of the power control responses or commands used to slow down the response actions or responding to the power control instructions, thereby reducing the likelihood of issuing excessive consecutive power control commands, which might lead to the loss of the channel.

[0034] Batch processing logic 108, as its name suggests, is employed to process the frame batches 106. The exact nature of the processing performed is not relevant to practice of the present invention, and is understood by those skilled in the art for the system of interest.

[0035] Frame generator 114 is employed to organize the transmit traffic/signals to be transmitted on a link of a channel, e.g. the forward link (FL) where signals are transferred from a transmitter in a gateway to a receiver in a user terminal, into frames 116. The manner in which transmit traffic/signals is framed also is not relevant to the practice of the present invention and is understood by those skilled in the art for the specific communication system being employed.

[0036] Power control command generator/stuffer 118 is employed to generate and insert power control commands P into frames 116 to be transmitted on the forward link of the channel. For this embodiment, it also queues frames 116 into frame batches 120 for subsequent handling by a typical transceiver subsystem (not shown) in batches or groups.

[0037] Thus, operationally, as transmission frames 102 are received on the reverse or return link of a channel, transmission frames 102 are queued or batched together by batching logic 104 into RL frame batches 106 for subsequent processing in batch, e.g., by batch processing logic 108. Concurrently, a running history of the included power control instructions, up to a predetermined length, or time period, is kept in storage 110, for subsequent use in slowing response to the power control instructions.

As transmit traffic and signals 112 are being organized into transmission frames 116 by frame generator 114, for transmission on the forward link of the channel, the generated frames 116 are also provided to power control response generator/stuffer 118 to have power control responses generated and inserted to transfer with the transmission frames 116.

In accordance with embodiments, generator/stuffer 118 generates the power control responses based at least in part on the running history being maintained in storage 110. More specifically, as described earlier, it generates the power control commands based at least in part on the running history kept, in a manner that slows the response to the power control instructions, thereby reducing the likelihood of over issuing consecutive power control commands, which may lead to the loss of a channel. For example, issuing excessive power decrease commands, which cause the channel to drop below a useful power level to either maintain a link or connection, or to increase errors in reception. Likewise, excessive issuance of power increase commands could cause a user terminal to use too much power and cause interference with other user terminals or signals, as well as unnecessarily consume valuable power supply resources.

[0040] For the embodiment, at least selected ones of transmission frames 102 include power control instructions in the form of power control bits. These power control bits are output by batching logic 104 as it queues or batches the received frames 102 into frame batches 106. The power control bits are examined and their values or control information being provided is successively stored in storage 110, in the form of a queue. An exemplary queue has a queue length on the order of 2 bits. However, other queue lengths may be employed as desired, depending among other things on the amount of command information to be stored.

[0041] Generator/stuffer 118 generates the power control commands based at least in part on the running history in the queue, here 2-bit, being kept. More specifically, for one embodiment, it generates the power control commands based at least in part on the running 2-bit history kept, in a manner that slows the response to the power control instructions to approximately the rate of batch processing, to be described in more detail with reference to FIG. 2.

Besides accruing a copy or version of the power control instructions for history keeping purposes, batching logic **104**, batch processing **108** and frame generator **114**, all represent a wide range of these elements known in the art. Accordingly, they will not be further described. Implementing outputting of the power control instructions while batching the received frames is well within the ability of those skilled in the art, thus it too need not be further described in detail here.

Power Control Command Generation

- [0043] FIG. 2 illustrates the operational flow of the relevant aspects of power control command generator/stuffer 118 of FIG. 1, in accordance with one embodiment. The embodiment assumes the power control instructions R and commands P are in the form of power control bits, and a running 2-bit history of the power control bits included with the received frames are kept.
- As illustrated, in the relevant part, generator/stuffer 118 determines whether or not the 2-bit history has either the bit pattern of "01" or "10", in a step or processing stage 202. If it is determined that the 2-bit history has either of the two bit patterns, generator/stuffer 118 generates approximately equal numbers of "zero" value and "one" value power control command bits, i.e. m "zero" value power control response bits, and n "one" value power control response bits, with m and n being different at most by 1, m and n are both integers, stage 204.
- [0045] If there are an even number of frames, the number of "zero" value and "one" value power control command bits generated, i.e. m and n, are equal. If there are an odd number of frames, the batches will alternate having the number of "zero" value power control command bits generated (m) greater than "one" value power control response bits generated (m) by "1".
- [0046] In one embodiment, the batches occupying the odd ordinal positions, in terms of batch generation, will have m greater than n by 1, and the batches occupying the even ordinal positions, in terms of batch generation, will have n greater than m by 1.
- In another embodiment, the arrangement is reversed, i.e. the batches occupying the odd ordinal positions, in terms of batch generation, will have n greater than m by 1, and the batches occupying the even ordinal positions, in terms of batch generation, will have m greater than n by 1.
- If at step or stage 202, it is determined that the 2-bit history does not have either the "01" or "10" bit pattern, generator/stuffer 118 further determines whether or not the 2-bit history has the bit pattern of "11". If it is determined that the 2-bit history has the bit pattern of "11", generator/stuffer 118 alternates in generating "one" value power control command bits, and "zero" value power control command bits, with one or two extra "one" value power control command bits, depending on whether there are odd or even numbers of frames in a batch, step 208.

[0049] When there are an odd number of frames in a batch, the batch is formed naturally with an extra "one" value power control command bit. When there are an even number of frames in a batch, generator/stuffer 118 generates the last bit as a "one" value power control bit also, thereby making the last two power control command bits, "one" value bits. Accordingly, the number of "one" value power control command bits generated will exceed the number of "zero" value power control bits by 2.

[0050] If at step or processing stage 204, it is determined that the 2-bit history does not have the "11" bit pattern, nor the other patterns discussed above, the 2-bit history by default has the "00" bit pattern. Generator/stuffer 118 alternates in generating "zero" value power control command bits, and "one" value power control response bits, with one or two extra "zero" value power control command bits, depending on whether or not there are an odd or even number of frames in a batch, step 210.

[0051] When there are an odd number of frames in a batch, the batch is formed naturally with an extra "zero" value power control command bit. When there are an even number of frames in a batch, generator/stuffer 118 generates the last bit as a "zero" value power control bit also, thereby making the last two power control command bits, "zero" value bits. Accordingly, the number of "zero" value power control command bits generated will exceed the number of "one" value power control bits generate by 2.

A Gateway Embodiment

[0052] Referring now to FIG. 3, wherein a block diagram illustrating a gateway embodiment of the present invention is shown. The terms gateway, hub, and base station, are sometimes used interchangeably in the art, with gateways being perceived as specialized base stations that direct communications through satellites, while base stations use terrestrial antennas to direct communications within a surrounding geographical region. The expression ground station is sometimes used interchangeably in this field with gateway.

[0053] Similar to the generic embodiment illustrated by FIG. 1, gateway 300 includes the earlier described batching logic 104 and power control command generator/stuffer 118, both incorporated within the teachings of the present invention. This embodiment also includes storage element, location, or device 110. Additionally, the embodiment also includes batch processing logic 108 and frame generator 114.

[0054] For the gateway embodiment, batching logic **104** is a component of a transceiver subsystem **302**, whereas batch processing **108**, storage **110**, frame generator **114** and power control command generator/stuffer **118** are components of a frame processing subsystem **304**.

[0055] The elements are operationally coupled to each other as shown. Further, the elements are used and cooperate with one another as earlier described.

[0056] In particular, in one embodiment where the power control instructions are in the form of power control bits, storage 110 holds a 2-bit running history in a queue form as earlier described, and generator/stuffer 118 generates slowed response to the power control bits in a manner as earlier described in reference to FIG. 2.

[0057] Beside the teachings of the present invention incorporated in transceiver subsystem **302** and frame processing **304**, the elements are otherwise known in the art, and accordingly will not be further described herein.

Application of the Gateway Embodiment

FIG. 4 illustrates a MSS within which gateway 300 endowed with the slowed or slower power control response of the present invention, may be employed. As illustrated, the MSS includes user terminals 430 and 440 and gateway 300, bridged by communication satellite 420. First user terminal or terminal device 430 receives transmissions from communications satellite 420 via a forward link of a first channel of a first beam 435, and transmits to communications satellite 420 on the reverse link of the first channel. Second terminal device 440 receives transmissions from communication satellite 420 via a forward link of a second channel of a second beam 445, and transmits to the communication satellite 420 on the reverse link of the second channel.

[0059] It is contemplated for this example that satellite 420 provides multiple beams within at least one 'spot' that are directed to cover separate generally non-overlapping geographic regions. Generally, multiple beams at different frequencies, also referred to as CDMA channels (when using CDMA), 'sub-beams' or FDM signals, frequency slots, or channels, can be directed to overlap the same region. However, it is readily understood that the beam coverage or service areas for different satellites, or antenna patterns for terrestrial cell-sites, may overlap completely or partially in a given region depending on the communication system design and the type of service being offered.

[0060] To establish the forward or reverse links, the channels may be sub-divided into time slots, as used for TDMA type communications systems or signals, or into code channels, as used by CDMA type communication systems or signals, with each terminal communicating over an assigned code channel. As is well known, these and other combinations can be used to establish the links within channels being discussed herein.

The terms reverse link and forward link were discussed above. The terms reverse link and return link are sometimes used interchangeably in this field, and refer to communication pathways by which signals propagate from a terminal device to a satellite, and from the satellite to a ground station. In terrestrial communication systems, they propagate from a terminal to a base station directly. Forward link refers to communication pathways by which signals propagate from a ground station to a satellite, and from the satellite to a terminal device. In terrestrial communication systems, they propagate from a base station to a terminal directly. In addition, the terms "reverse direction" is used to imply transfer or transmission of signals over a communication link in a direction (RL or FL) in an opposite direction (FL or RL) from those received. This is well understood by those skilled in the art.

User terminals or terminal devices 430 and 440 each have or comprise a wireless communication device such as, but not limited to, a cellular telephone, a data transceiver or a transfer device (e.g., computers, personal data assistants, facsimile). Typically, such units are either hand-held or vehicle mounted as desired. While these user terminals are discussed as being mobile, it is also understood that the teachings of the invention are applicable to fixed units or other types of terminals where remote wireless service is desired. This latter type of service is particularly suited to using satellite repeaters to establish communication links in many remote areas of the world. User terminals, terminals devices, or user terminals, are also sometimes referred to as wireless devices, access terminals, subscriber units, mobile units, mobile stations, or simply "users," "mobiles," or "subscribers" in some communication systems, depending on preference. These terms are well understood in this field.

[0063] Gateway **300** transmits forward channel data to terminal devices **430**, **440** through communications satellite **420**, and receives reverse channel data from terminal devices **430**, **440** also through communications satellite **420**.

[0064] The reverse channel data may include power control instructions, in particular, power control instructions in the form of power control bits. Gateway **300** endowed

13

with the teachings of the present invention, is able to batch process the received reverse channel data, and at the same time, by slowing the response to the power control instructions, reduces the likelihood of issuing excessive consecutive power control commands, and losing the channels.

[0065] Except for the teachings of the present invention included in gateway **300**, the rest of the elements are known in the art, and accordingly will not be further described.

A Gateway Emulator and Simulator Embodiment

[0066] As those skilled in the art would appreciate, development of a MSS requires extensive testing. Field or live testing is often expensive. Thus, a substantial amount of the testing is conducted in the development laboratory, under an emulated and/or simulated environment.

[0067] FIG. 5 illustrates a gateway emulator and simulator embodiment of the present invention. Also similar to the generic embodiment illustrated by FIG. 1, the emulator and simulator pair 502 and 504 includes the earlier described batching logic 104 and power control response generator/stuffer 118, both incorporated within the teachings of the present invention. The embodiment also includes storage 110. Additionally, the embodiment also includes batch processing logic 108 and frame generator 114.

[0068] For the embodiment, batching logic 104 is a component of emulator 502, whereas batch processing 108, storage 110, frame generator 114 and power control response generator/stuffer 118 are components of simulator 304.

[0069] The elements are operationally coupled to each other as shown. Further, the elements are used and cooperate with one another as earlier described.

[0070] In particular, in one embodiment where the power control instructions are in the form of power control bits, storage 110 holds a 2-bit running history in a queue form as earlier described, and generator/stuffer 118 generates slowed response to the power control bits as earlier described referencing FIG. 2.

[0071] Besides the teachings of the present invention incorporated in gateway emulator 502 and simulator 504, the elements may include other components, such as networking and other interfaces for interfacing with each other and with other elements, such as user terminals and so forth. The exact composition of emulator 502 and simulator 504 is not essential to the practice of the present invention, and accordingly will not be further described.

Application of the Gateway Emulator and Simulator Embodiment

- [0072] FIG. 6 illustrates a MSS testing environment within which emulator and simulator 502-504 endowed with the slowed power control response of the present invention may be employed. For the embodiment, in addition to the emulator and simulator pair 502-504, MSS testing environment 600 includes user terminal 606 and a mobile communication subsystem (MCS) 608.
- [0073] Emulator **502** includes in particular, a number of networking interfaces, such as Ethernet interfaces, a radio frequency (RF) interface, and a timing and frequency unit (TFU) (all not shown), and simulator **504** includes a networking interface, and a diagnostic monitor (also not shown).
- [0074] Emulator **502** and simulator **504** are coupled to each other via the networking connection, and exchange commands and data with each other over the networking connection, to allow simulator **504** to drive emulator **502** for the purpose of testing the MSS.
- [0075] User terminal **606** communicates with MCS **608** over one or more radio frequencies (RF), and communicates with gateway simulator **504** over a UT-DMI (diagnostic monitor interface), to allow gateway simulator **504** to drive it for the purpose of testing.
- [0076] MCS 608 in turn communicates with emulator 502 over the networking interface, for control commands, over RF, for user data, and over the TFU connection for timing and frequency information.
- [0077] Again, except for the teachings of the present invention endowed in gateway emulator and simulator 502-504, the exact constitution and operation of the remaining elements are non-essential to the practice of the present invention to slow the speed or response rate to power control instructions, in particular, in the context of batch processing transmission frames.

<u>Implementation</u>

[0078] Various aspects of the present invention may be implemented as circuit-based solutions, including possible implementation on a single integrated circuit. As would be apparent to one skilled in the art, various functions of circuit elements may also be implemented as processing operations in a software program. Such software may be

15

employed in, for example, a digital signal processor, micro-controller, or general-purpose computer.

Various embodiments of the present invention use computational resources to carry out the above-described functionality. Fig. 7 illustrates one embodiment of a hardware system intended to represent a broad category of computer systems such as personal computers, workstations, and/or embedded systems. In the illustrated embodiment, the hardware system includes processor 710 coupled to high speed bus 705, which is coupled to input/output (I/O) bus 715 through bus bridge 730. Temporary memory 720 is coupled to bus 705. Permanent memory 740 is coupled to bus 715. I/O device(s) 750 is also coupled to bus 715. I/O device(s) 750 may include a display device, a keyboard, one or more external network interfaces, etc.

[0080] Certain embodiments may include additional components, may not require all of the above components, or may combine one or more components. For instance, temporary memory 720 may be on-chip with processor 710. Alternatively, permanent memory 740 may be eliminated and temporary memory 720 may be replaced with an electrically erasable programmable read only memory (EEPROM), wherein software routines are executed in place from the EEPROM. Some implementations may employ a single bus, to which all of the components are coupled, or one or more additional buses and bus bridges to which various additional components can be coupled. Those skilled in the art will be familiar with a variety of alternative internal networks including, for instance, an internal network based on a high speed system bus with a memory controller hub and an I/O controller hub. Additional components may include additional processors, a CD ROM drive, additional memories, and other peripheral components known in the art.

In one embodiment, as described above, is implemented using one or more hardware systems such as the hardware system of FIG. 7. Where more than one computer is used, the systems can be coupled to communicate over an external network, such as a local area network (LAN), an internet protocol (IP) network, etc. In one embodiment, the present invention is implemented as software routines executed by one or more execution units within the computer(s). For a given computer, the software routines can be stored on a storage device, such as permanent memory 740.

[0082] Alternatively, as shown in FIG. 8, the software routines can be machine executable instructions 810 stored using any machine readable storage medium 820,

WO 2004/010605

PCT/US2003/023070

such as a diskette, CD-ROM, magnetic tape, digital video or versatile disk (DVD), laser disk, ROM, flash memory, etc. The series of instructions need not be stored locally, and could be received from a remote storage device, such as a server on a network, a CD ROM device, a floppy disk, etc., through, for instance, I/O device(s) 750 of FIG. 7.

16

[0083] From whatever source, the instructions may be copied from the storage device into temporary memory **720**, and then accessed and executed by processor **710**. In one implementation, these software routines are written in the C programming language. It is to be appreciated, however, that these routines may be implemented in any of a wide variety of programming languages.

In alternative embodiments, the present invention is implemented in discrete hardware or firmware. For example, one or more application specific integrated circuits (ASICs) could be programmed with one or more of the above described functions of the present invention. In another example, one or more functions of the present invention could be implemented in one or more ASICs on additional circuit boards, and the circuit boards could be inserted into the computer(s) described above. In another example, field programmable gate arrays (FPGAs) or static programmable gate arrays (SPGA) could be used to implement one or more functions of the present invention. In yet another example, a combination of hardware and software could be used to implement one or more functions of the present invention.

Conclusion

[0085] Accordingly, a history based method and apparatus which decreases the speed at which responses to power control instructions are implemented in MSS applications have been described.

[0086] An advantage of the present invention is to reduce the likelihood of over issuing consecutive power control commands, which might lead to the loss of a channel or communication link, in particular, when transmission frames are grouped together, queued, or batched for processing.

[0087] Although the invention is described primarily in terms of wireless, satellite-based communications, the present invention may be applicable to other types of communications channel(s), including digital, electrical or optical, wireless or wire/fiber, etc. where signal delay is an element of the communication links that one desires to compensate for.

17

[0088] It is to be understood that the present invention is not limited to the embodiments described above, but encompasses any and all embodiments within the scope of the subjoined claims.

18

CLAIMS

1. A method comprising:

keeping a running history, up to a predetermined length, of power control instructions included in a first plurality frames received in one direction on a link of a channel, the first frames being queued before processing; and

generating power control commands for a second plurality of frames to be transmitted on a return direction of the channel, based at least in part on the running history being kept, in a manner that effectuates a slowing of response to the incoming power control instructions, the second frames also being batched for subsequent processing in batch form for transmission.

- 2. The method of claim 1, wherein the power control instructions and commands are in a form of power control bits, and the predetermined length equals two bits.
- 3. The method of claim 2, wherein said generating comprises generating m "zero" value power control bits and n "one" value power control bits for each batch formed with a subset of the second frames, with m and n differing by at most 1, if the two-bit running history equals a selected one of "01" and "10", m and n being integers.
- 4. The method of claim 3, wherein if each batch of the subset of the second frames contains an even number of frames, m and n are equal.
- 5. The method of claim 3, wherein if each batch of the subset of the second frames contains an odd number of frames, m and n differ by 1.
- 6. The method of claim 5, wherein m is greater than n by 1 for batches of odd ordinal positions in their order of formation, and n is greater than m by 1 for batches of even ordinal positions in their order of formation.

19

- 7. The method of claim 5, wherein m is greater than n by 1 for batches of even ordinal positions in their order of formation, and n is greater than m by 1 for batches of odd ordinal positions in their order of formation. .
- 8. The method of claim 2, wherein said generating comprises alternating between generating "one" value power control bit and "zero" value power control bit for each batch formed with a subset of the second frames, with a selected one of the last frame and the last two frames receiving a "one" value power control bit, if the two bits running history equal "11".
- 9. The method of claim 8, wherein the last frame receives a "one" value power control bit, if there are odd number of frames in each batch, and the last two frames receive a "one" value power control bit, if there are even number of frames in each batch. .
- 10. The method of claim 2, wherein said generating comprises alternating between generating "zero" value power control bit and "one" value power control bit for each batch formed with a subset of the second frames, with a selected one of the last frame and the last two frames receiving a "zero" value power control bit, if the two bits running history equal "00".
- 11. The method of claim 10, wherein the last frame receives a "zero" value power control bit, if there are odd number of frames in each batch, and the last two frames receive a "zero" value power control bit, if there are even number of frames in each batch.
- 12. The method of claim 1, wherein said keeping and generating operations are being performed in a gateway of a wireless communication system.
- 13. The method of claim 1, wherein said keeping and generating operations are being performed in an emulated gateway and a gateway simulator of a wireless communication test system.

14. A gateway of a wireless communication system, comprising:

a transceiver to receive a first plurality frames on a first link of a channel, and batch said first frames for processing in batch, each of said first frames include a power control instruction, and the transceiver outputting the power control instruction included in each of said first frames;

a processing subsystem coupled to the transceiver subsystem to process the batched first frames in batch and to receive the power control instructions of the first frames outputted by the transceiver subsystem, and to generate a second plurality of frames for a second link of the channel, the second plurality of frames also being batched before being handled by the transceiver subsystem in batch, wherein the processing subsystem:

keeps a running history, up to a predetermined length, of the power control instructions included in the first frames, and

generate power control commands for the second frames based at least in part on the running history being kept, in a manner that effectuates slowing of responding to the incoming power control instructions.

- 15. The gateway of claim 14, wherein the power control instructions are in a form of power control bits, and the predetermined length equals two bits.
- 16. The gateway of claim 15, wherein the processing subsystem is designed to generate m "zero" value power control bits and n "one" value power control bits for each batch formed with a subset of the second frames, with m and n differ by at most 1, if the two bits running history equals a selected one of "01" and "10", m and n being integers.
- 17. The gateway of claim 16, wherein the processing subsystem is designed to generate equal number of "zero" value and "one" value power control bits, if each batch of the subset of the second frames contains an even number of frames.
- 18. The gateway of claim 16, wherein the processing subsystem is designed to generate a selected one of one more "zero" value power control bit and one more "one"

value power control bit, if each batch of the subset of the second frames contains an odd number of frames.

- 19. The gateway of claim 18, wherein the processing subsystem is designed to generate one more "zero" value power control bit for batches of odd ordinal positions in their order of formation, and one more "one" value power control bit for batches of even ordinal positions in their order of formation.
- 20. The gateway of claim 18, wherein the processing subsystem is designed to generate one more "zero" value power control bit for batches of even ordinal positions in their order of formation, and one more "one" value power control bit for batches of odd ordinal positions in their order of formation.
- 21. The gateway of claim 15, wherein the processing subsystem is designed to alternate between generating "one" value power control bit and "zero" value power control bit for each batch formed with a subset of the second frames, with a selected one of the last frame and the last two frames receiving a "one" value power control bit, if the two bits running history equal "11".
- 22. The gateway of claim 21, wherein the processing subsystem is designed to generate the last frame with a "one" value power control bit, if there are odd number of frames in each batch, and the last two frames with a "one" value power control bit, if there are even number of frames in each batch.
- 23. The gateway of claim 15, wherein the processing subsystem is designed to alternate between generating "zero" value power control bit and "one" value power control bit for each batch formed with a subset of the second frames, with a selected one of the last frame and the last two frames receiving a "zero" value power control bit, if the two bits running history equal "00".
- 24. The gateway of claim 23, wherein the processing subsystem is designed to generate the last frame with a "zero" value power control bit, if there are odd number of frames in each batch, and the last two frames with a "zero" value power control bit, if there are even number of frames in each batch.

25. A wireless communication testing system, comprising:

a gateway emulator to emulate a gateway including receipt of a first plurality frames in one direction on a link of a channel, and queueing said first frames for processing in batch, each of said first frames including a power control instruction, and the gateway emulator outputting the power control instruction included in each of said first frames;

a gateway simulator coupled to the gateway emulator to process the grouped first frames in batch and to receive the power control instructions of the first frames output by the gateway emulator, and to generate a second plurality of frames for transfer in an opposite direction on a link of the channel, the second plurality of frames also being batched before being handled by the gateway emulator in batch, wherein the gateway simulator:

maintains a running history over a predetermined length, of the power control instructions included with the first frames, and

generates power control commands for the second frames based at least in part on the running history being kept, in a manner that effectuates a slowing of response to the incoming power control instructions.

- 26. The wireless communication testing system of claim 25, wherein the power control instructions and commands are in a form of power control bits, and the predetermined length equals two bits.
- 27. The wireless communication testing system of claim 26, wherein the gateway simulator is designed to generate m "zero" value power control bits and n "one" value power control bits for each batch formed with a subset of the second frames, with m and n differ by at most 1, if the two bits running history equals a selected one of "01" and "10", m and n being integers.
- 28. The wireless communication testing system of claim 27, wherein the gateway simulator is designed to generate equal number of "zero" value and "one" value power control bits, if each batch of the subset of the second frames contains an even number of frames.

PCT/US2003/023070

- 29. The wireless communication testing system of claim 27, wherein the gateway simulator is designed to generate a selected one of one more "zero" value power control bit and one more "one" value power control bit, if each batch of the subset of the second frames contains an odd number of frames.
- 30. The wireless communication testing system of claim 29, wherein the gateway simulator is designed to generate one more "zero" value power control bit for batches of odd ordinal positions in their order of formation, and one more "one" value power control bit for batches of even ordinal positions in their order of formation.
- 31. The wireless communication testing system of claim 29, wherein the gateway simulator is designed to generate one more "zero" value power control bit for batches of even ordinal positions in their order of formation, and one more "one" value power control bit for batches of odd ordinal positions in their order of formation.
- 32. The wireless communication testing system of claim 26, wherein the gateway simulator is designed to alternate between generating "one" value power control bit and "zero" value power control bit for each batch formed with a subset of the second frames, with a selected one of the last frame and the last two frames receiving a "one" value power control bit, if the two bits running history equal "11".
- 33. The wireless communication testing system of claim 32, wherein the gateway simulator is designed to generate the last frame with a "one" value power control bit, if there are odd number of frames in each batch, and the last two frames with a "one" value power control bit, if there are even number of frames in each batch. .
- 34. The wireless communication testing system of claim 26, wherein the gateway simulator is designed to alternate between generating "zero" value power control bit and "one" value power control bit for each batch formed with a subset of the second frames, with a selected one of the last frame and the last two frames receiving a "zero" value power control bit, if the two bits running history equal "00".

35. The wireless communication testing system of claim 34, wherein the gateway simulator is designed to generate the last frame with a "zero" value power control bit, if there are odd number of frames in each batch, and the last two frames with a "zero" value power control bit, if there are even number of frames in each batch.

24

36. Apparatus comprising:

means for keeping a running history, up to a predetermined length, of power control instructions included in a first plurality frames received on a first link of a channel, the first frames being grouped before their processing; and

means for generating power control commands for a second plurality of frames to be transmitted on a second link of the channel, based at least in part on the running history being kept, in a manner that effectuate slowing response to the incoming power control instructions, the second frames also being grouped for subsequent processing in batch for transmission.

37. A machine readable medium having stored thereon machine executable instructions that when executed implement a method comprising:

keeping a running history, up to a predetermined length, of power control instructions included in a first plurality frames received on a first link of a channel, the first frames being grouped before their processing; and

generating power control commands for a second plurality of frames to be transmitted on a second link of the channel, based at least in part on the running history being kept, in a manner that effectuate slowing response to the incoming power control instructions, the second frames also being grouped for subsequent processing in batch for transmission.

38. A machine readable medium having stored thereon machine executable instructions that when executed implement a method comprising:

emulating a gateway including receipt of a first plurality frames on a first link of a channel, and grouping said first frames for processing in batch form, each of said first frames including a power control instruction, and outputting the power control instruction includes in each of said first frames;

25

a gateway simulator coupled to the gateway emulator to process the batched first frames in batch and to receive the power control instructions of the first frames outputted by the gateway emulator, and to generate a second plurality of frames for a second link of the channel, the second plurality of frames also being batched before being handled by the gateway emulator in batch, wherein the gateway simulator

keeps a running history, up to a predetermined length, of the power control instructions included in the first frames, and

generate power control commands for the second frames based at least in part on the running history being kept, in a manner that effectuates slowing of responding to the incoming power control instructions.







FIG. 1











FIG.



7/7




FIG. 7




FIG. 8

INTERIORAL SEARCH REPORT

Internation optication No PCT/US 03/23070

A. CLASSIFICATION OF SUBJECT MATTER IPC 7 H04B7/005 H04E H04B7/185 According to International Patent Classification (IPC) or to both national classification and IPC Minimum documentation searched (classification system followed by classification symbols) IPC 7 H04B Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched Electronic data base consulted during the international search (name of data base and, where practical, search terms used) EPO-Internal, WPI Data, COMPENDEX, PAJ C. DOCUMENTS CONSIDERED TO BE RELEVANT Category ° Citation of document, with indication, where appropriate, of the relevant passages Relevant to claim No. X WO 02 25848 A (ZHENG ZHIBIN ; HUAWEI 1,2,14, TECHNOLOGIES CO LTD (CN)) 15,25, 26,36-38 28 March 2002 (2002-03-28) the whole document & EP 1 326 356 A 9 July 2003 (2003-07-09) the whole document 1 - 38Α WO OO 74261 A (KONINKL PHILIPS ELECTRONICS NV) 7 December 2000 (2000-12-07) abstract page 11, line 1 -page 12, line 3 claims 6-13 Patent family members are listed in annex. Further documents are listed in the continuation of box C. Χl ° Special categories of cited documents: *T* later document published after the International filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the 'A' document defining the general state of the art which is not considered to be of particular relevance "E" earlier document but published on or after the international "X" document of particular relevance; the claimed invention filing date cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documenties combined with one or more other such documents, such combination being obvious to a person skilled in the art. "O" document referring to an oral disclosure, use, exhibition or other means document published prior to the international filing date but later than the priority date claimed "&" document member of the same patent family Date of the actual completion of the international search Date of mailing of the international search report 19 November 2003 02/12/2003 Name and mailing address of the ISA Authorized officer European Patent Office, P.B. 5818 Patentlaan 2 NL – 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fernández Cuenca, B Fax: (+31-70) 340-3016

INTERMATIONAL SEARCH REPORT

Internatio pplication No
PCT/US 03/23070

		PC1/US 03/230/0		
	tion) DOCUMENTS CONSIDERED TO BE RELEVANT	I Dalaway As alaim No		
Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.		
A	KAUFFMANN P: "Fast power control for third generation DS-CDMA mobile radio systems" BROADBAND COMMUNICATIONS, 2000. PROCEEDINGS. 2000 INTERNATIONAL ZURICH SEMINAR ON ZURICH, SWITZERLAND 15-17 FEB. 2000, PISCATAWAY, NJ, USA, IEEE, US, 15 February 2000 (2000-02-15), pages 9-13, XP010376431 ISBN: 0-7803-5977-1 page 10, right-hand column, line 33 -page 11, left-hand column, line 35	1-38		
Α	EP 0 881 784 A (NIPPON ELECTRIC CO) 2 December 1998 (1998-12-02) abstract page 3, line 47 -page 3, line 55 page 5, line 49 -page 6, line 17 claim 1	1-38		
A	EP 1 104 118 A (NTT MOBILE COMM NETWORK INC) 30 May 2001 (2001-05-30) abstract paragraph '0009! - paragraph '0019!	1-38		

INTERNATIONAL SEARCH REPORT

information on patent family members

Internation oplication No PCT/US 03/23070

			,		
Patent document cited in search report		Publication date		Patent family member(s)	Publication date
WO 0225848	Α	28-03-2002	CN	1345135 A	17-04-2002
WO 0220010	**	20 00 2002	AU	1207002 A	02-04-2002
			WO	0225848 A1	28-03-2002
			EP	1326356 A1	09-07-2003
WO 0074261	Α	07-12-2000	CN	1316137 T	03-10-2001
			CN	1318230 T	17-10-2001
			WO	0074260 A1	07-12-2000
			WO	0074261 A1	07-12-2000
			ΕP	1101292 A1	23-05-2001
			EP	1101293 A1	23-05-2001
			JP	20035018 66 T	14-01-2003
			JP	2003501867 T	14-01-2003
			TW	474073 B	21-01-2002
			ΤW	493323 B	01-07-2002
			US	2003195012 A1	16-10-2003
			US	6611690 B1	26-08-2003
			US	6556838 B1	29-04-2003
EP 0881784		02-12-1998	JP	3000960 B2	17-01-2000
			ĴΡ	10336088 A	18-12-1998
			ĊA	2238776 A1	28-11-1998
			EP	0881784 A2	02-12-1998
			ÜS	6088573 A	11-07-2000
EP 1104118	 А	30-05-2001	 ЕР	1104118 A2	30-05-2001
ri 1104110	А	30-05-2001	EP	1300966 A2	
					09-04-2003
			EP JP	0717508 A2	19-06-1996
				2988617 B2	13-12-1999
			JP	8237194 A	13-09-1996
			US	5835846 A	10-11-1998